ATTACKS ON SMART CARDS’ HARDWARE AND THEIR UP-TO-DATE COUNTERMEASURES




Abstract:
This paper presents up-to-date side-channel attacks and their countermeasures. A novel transistor-level countermeasure approach, three-phase dual-rail pre-charge logic (TDPL), against side-channel attacks based on analysis of crypto core’s leakage currents is explained. Algorithms and models to predict the input vector for maximum and minimum leakage current in CMOS and TDPL gates are reviewed. Extensive transistor level simulations on basic gates implemented in 65 nm CMOS technology are presented and a methodology to analyze this data and compare CMOS vs. TDPL as a possible countermeasures. The results of this study show that leakage current can be easily exploited as a side channel by an attacker to extract information about the secret key in cryptographic hardware in CMOS crypto-design, while TDPL shows as a reliable countermeasure to use in future designs.

CITATION:

IEEE format

M. Djukanović, “Attacks on Smart Cards’ hardware and their  up-to-date Countermeasures,” in Sinteza 2014 - Impact of the Internet on Business Activities in Serbia and Worldwide, Belgrade, Singidunum University, Serbia, 2014, pp. 43-46. doi: 10.15308/sinteza-2014-43-46 

APA format

Djukanović, M. (2014). Attacks on Smart Cards’ hardware and their  up-to-date Countermeasures. Paper presented at Sinteza 2014 - Impact of the Internet on Business Activities in Serbia and Worldwide. doi:10.15308/sinteza-2014-43-46

BibTeX format
Download

RefWorks Tagged format
Download